-
Digital Alpha VME 4/224 and
1
-
First Printing, July 1996
2
-
Operating the Digital Alpha VME 4 Computer
4
-
System Address Mapping
5
-
Module Display Control Register
8
-
Purpose of this Manual
21
-
Names and Symbols
25
-
For More Information
28
-
1.1 Product Description
29
-
Figure 1–1 Digital Alpha VME 4 Block Diagram
31
-
1.3 Physical and Environmental Requirements
32
-
Figure 2–1 Digital Alpha VME 4 Module Components
36
-
Table 2–1 Digital Alpha VME 4 Hardware Kit Items
37
-
Table 2–2 Digital Alpha VME 4 Memory Modules
38
-
Table 2–4 Additional Hardware Installation Items
39
-
Figure 2–2 Digital Alpha VME 4 Module Layout
41
-
Figure 2–3 I/O Module Layout
42
-
Figure 2–4 Installing the Main Memory Modules
45
-
Table 2–8 Digital Alpha VME 4 Memory Configurations
46
-
Figure 2–5 Cache Memory Modules
47
-
Table 2–10 J10 Cache Jumper Settings
48
-
Figure 2–7 Alpha VME 4 Primary Breakout Module
50
-
Figure 2–10 Installing the Primary Breakout Module
53
-
Figure 2–11 Secondary Breakout Module Jumpers
54
-
2.2.1 Installing the PMC I/O Companion Card
57
-
Figure 2–15 Connecting the PMC I/O Companion Card
60
-
Figure 2–16 Installing the PMC I/O Companion Card
61
-
Table 2–11 SROM Test Numbers and Descriptions
62
-
Table 2–12 Console Code Test Letters and Names
63
-
Table 2–13 Troubleshooting
65
-
2.5 Repair and Warranty Information
66
-
2.5.2.2 Return-to-Digital Process
67
-
2.5.4 Field Replaceable Units and Order Numbers
69
-
Operating the Digital Alpha VME 4
71
-
Figure 3–1 Controls and Indicators
72
-
3.2 Console Mode
73
-
Table 3–2 (Cont.) Environment Variable Summary
75
-
Table 4–1 Console Diagnostic Tests
81
-
Table 4–1 (Cont.) Console Diagnostic Tests
82
-
POST Non-Volatile RAM Diagnostic
84
-
POST Memory Diagnostic
85
-
4.3.4 Console Diagnostic Test Descriptions
86
-
Heartbeat Timer Test
87
-
Interval Timer Tests
88
-
DECchip 21040 Ethernet Controller Tests
94
-
DALLAS DS1386 RAMified Watchdog Timekeeper Tests
96
-
Local Area Network Address ROM Test
100
-
NCR 53C810 PCI-SCSI I/O Processor Tests
102
-
Watchdog Timer Interrupt Test
105
-
VME Interface Tests
106
-
4.4 Initialization Sequence
108
-
Figure 4–4 Console POST Flows
109
-
Figure 4–5 Console POST Flows
110
-
Figure 5–1 System Bus Address Map
112
-
Table 5–1 System Bus Address Space Description
113
-
5.1.4 DECchip 21071-DA CSR Space (0x1A0000000 to
115
-
Figure 5–3 PCI Memory Space Address Translation
122
-
Table 5–6 PCI Target Window Enables
126
-
Figure 5–4 PCI Target Window Compare Scheme
127
-
Table 5–8 Scatter-Gather Map Address
130
-
Cache and Memory Subsystem
133
-
Figure 6–3 21071-CA Block Diagram
135
-
6.1 System Bus Interface
136
-
6.2 Bcache Control
137
-
6.3.1 Memory Organization
138
-
6.3.2 Memory Address Generation
139
-
6.3.7 Presence Detect Logic
140
-
6.6 Description of CSRs
143
-
Table 6–2 General Control Register
144
-
Table 6–2 (Cont.) General Control Register
145
-
6.6.3 Tag Enable Register
148
-
Table 6–4 Cache Size Tag Enable Values
149
-
Table 6–5 Maximum Memory Tag Enable Values
150
-
Figure 6–9 Error Low Address Register: 0x180000080
151
-
Table 6–6 Configuration Register for Banks 0 and 1
155
-
Table 6–7 (Cont.) Timing Register A
158
-
Table 6–8 Timing Register B
159
-
Figure 6–19 Global Timing Register: 0x180000200
160
-
Table 6–10 (Cont.) Refresh Timing Register
162
-
6.7.1 Memory Read Buffer
163
-
6.7.5 Memory Write Buffer
164
-
PCI Host Bridge
165
-
Figure 7–2 DECchip 21071-DA Block Diagram
166
-
7.1.2 Buffering System Bus Transactions
167
-
7.2.3 Burst Length and Prefetching for PCI bus
168
-
7.3.3 Data Coherency
169
-
7.3.7 Retry Timeout
171
-
Table 7–1 (Cont.) DECchip 21071-DA CSR Addresses
172
-
Figure 7–4 PCI Error Address Register: 0x1A0000020
178
-
Table 7–4 System Bus Error Address Register
179
-
Table 7–5 Translated Base Registers 1 and 2
180
-
Table 7–6 (Cont.) PCI Base Registers 1 and 2
181
-
Table 7–7 PCI Mask Registers 1 and 2
182
-
Table 7–8 Host Address Extension Register 1
183
-
7.5.11 PCI Master Latency Timer Register
184
-
Table 7–12 TLB Data Registers 0 Through 7
186
-
8.1 Ethernet Controller
189
-
Figure 8–2 PCI Configuration Registers
190
-
Table 8–1 Ethernet Controller CSRs
191
-
8.1.4 Ethernet Address
192
-
8.2.2 SCSI ID
193
-
Figure 8–4 PCI Configuration Block
194
-
Table 8–2 SCSI Controller CSRs
195
-
Table 8–2 (Cont.) SCSI Controller CSRs
196
-
8.3 PCI I/O Companion Card
197
-
Figure 9–2 SIO Configuration Block
201
-
9.1.1.2 ISA Controller Recovery Timer Register
202
-
Module display control
203
-
Figure 9–3 Module Display Control Register
204
-
Table 9–2 (Cont.) Module Configuration Register
206
-
Figure 9–7 Memory Identification Register
208
-
Table 9–4 Presence Detect
209
-
Table 9–5 ID Bits
210
-
Table 9–7 (Cont.) Reset Reason Registers
212
-
Figure 9–9 Module Control Register 1
213
-
Table 9–8 (Cont.) Module Control Register
214
-
Table 9–9 Bcache Size and Speed Decode
215
-
Figure 9–11 Flash ROM Layout/Addressing
216
-
9.6.1 TOY Clock Timekeeping Registers
221
-
Enable Oscillator bit.
222
-
Table 9–14 (Cont.) TOY Clock Command Register
223
-
Table 9–15 Timer Interface Registers
224
-
Table 9–16 Interval Timing Control Register
225
-
Figure 9–14 82C54 Timer Data Access
226
-
Table 9–18 (Cont.) Timer Interrupt Status Register
231
-
9.9 Nonvolatile RAM
234
-
The VME interface serves the following purposes:
236
-
Figure 10–3 Mapping Pages From PCI to VME
238
-
Figure 10–4 Outbound Scatter-Gather Entry
239
-
10.1.1.1 Address Modifier
240
-
10.2.2 Inbound Scatter-Gather Entries
246
-
Table 10–3 (Cont.) VME Address
247
-
10.3.1 Arbitrating the VMEbus
252
-
Table 10–7 Arbiter/Requester Configuration Register
253
-
Table 10–8 (Cont.) VIC Release Control Register
255
-
10.3.3.2 VMEbus Transfer Timers
256
-
Figure 10–14 VIC Interrupt Request/Status Register
258
-
10.4 Byte Swapping
260
-
Figure 10–17 Swap Modes
261
-
Figure 10–18 Big Endian VME Byte Lane Formats
262
-
Local IPL setting for end of DMA interrupt.
267
-
VMEbus request level.
270
-
Interleave period. Recommend a value of 0xF.
271
-
Table 10–16 (Cont.) VME_IF_BASE +
272
-
10.7 VME Subsystem Restrictions (as of 03-Jun-94)
274
-
11.1 System Interrupts
275
-
Figure 11–1 Block Diagram of the Interrupt Logic
276
-
Figure 11–4 Interrupt/Mask Register #3
278
-
11.1.2.1 Basic Operation
279
-
Table 11–2 VIC64 Chip Interrupt Ranking
280
-
Figure 11–9 VME IRQ* ICRs
282
-
Figure 11–11 VIC Error Group ICR
284
-
11.1.4.2 NMI Status and Control Register
286
-
12.1.3 Shell Operators
291
-
Table 12–2 (Cont.) Console Shell Operators
292
-
[ elif command_sequence then command_sequence ]
293
-
VMS PALcode V5.56-4, OSF PALcode X1.45-8
294
-
help examine deposit
295
-
12.4.1 Accessing Memory
297
-
# Examine R0 symbolically,...
299
-
12.5 Using Pipes and grep to Filter Output
300
-
# Check to see if foo exists.
301
-
# Display complete process status.
302
-
ls -l sample
304
-
Ctrl/S—Suspends output to the console terminal
310
-
13.1.4 Console Command Dictionary
311
-
alloc — allocate a block of memory
312
-
boot — bootstrap the system
314
-
of the network
317
-
boot -fi //usr//local//bootfile//alphavme_v1_1-0
321
-
break — break from a program loop
322
-
cat — copy files
323
-
chmod — change file attributes
324
-
chmod +x script
325
-
chown — change ownership of memory block
326
-
clear — delete environment variable
327
-
clear_log — clear error log in NVRAM
328
-
date — display or change time
329
-
deposit — write memory data
331
-
d -l -n 10 -s 200 pmem:0 8
335
-
dynamic — show memory
336
-
echo — display text output
338
-
echo > foo ’this is the simplest way
339
-
eval — evaluate expression
340
-
Displays the output as binary values.
341
-
examine — display memory data
342
-
The data size is octaword.
345
-
Look at the next instruction.
347
-
exer — exercise devices
348
-
Write without lock from buffer1
350
-
exer -eb 64 -bc 4 -a ’?w-Rc’ dka0
354
-
exer -bs 1 -bc a -l a -a ’w’ -d1 ’myd myd ~ =’ foo
355
-
exit — exit current shell
357
-
false — return failure status
358
-
free — deallocate memory
359
-
grep — search for regular expressions
360
-
deposit -q pmem:fffff0 0
362
-
hd — dump file contents
363
-
00000000 6874 2065 7571 6369 206B 7262 776F 206E
364
-
help— help on commands
365
-
# List all topics and associated text.
366
-
init_ev — initialize environment variables
367
-
kill — delete process
369
-
line — read a line
370
-
ls — list files
371
-
memexer — memory exerciser
372
-
memtest — memory test
373
-
The random test:
375
-
net — MOP function
380
-
ps — show process
383
-
pwrup — run power-on diagnostics
384
-
rm — remove file
385
-
sa — set process affinity
386
-
semaphore — show system semaphores
387
-
set — set environment variable
388
-
set AUTO_ACTION BOOT
390
-
set led — display char on LED
391
-
set reboot srom
392
-
set toy sleep
393
-
sh — create new shell
394
-
# start a new shell
395
-
show — display system information
396
-
Commonly Used Environment Variables
397
-
show config — display system configuration
398
-
show device — displays devices
399
-
show device e
400
-
show hwrpb — display HWRPB
401
-
show led — display LED character
402
-
show map — display memory map
403
-
show_log — display NVRAM error log information
404
-
show_log -n 3
405
-
sleep — suspend execution
406
-
sort — sort a file
407
-
sp — set priority
408
-
start — start program
409
-
stop — stop CPU or device
410
-
update — update flash ROMs on the system
411
-
The program will take at most several minutes.
413
-
Module Connector Pinouts
415
-
A.2.1 VMEbus (J1) Connector Pinouts
416
-
Table A–1 (Cont.) VMEbus (J1) Connector
417
-
A.2.3 Ethernet (J9) Connector Pinouts
418
-
Table A–5 Keyboard and Mouse (J1) Connector
422
-
Table A–6 (Cont.) Parallel Port (J6) Connector
423
-
ACFAIL* assertion, 11–8
425
-
BOOTED_FILE environment variable,
426
-
with -t 1, 4–10
427
-
Connector pinouts (cont’d)
428
-
DECchip 21040-AA, 8–3
429
-
NCR810 internal loopback test, 4–25
430
-
D_OPER environment variable, 3–5
431
-
General control register, 6–11
432
-
Interval timing registers, 9–25
433
-
memtest command, 13–65
434
-
Operating system, booting, 3–7
435
-
PCI mezzanine card adapter, 8–11
436
-
dummy registers, 7–15
437
-
local interrupt vector base register,
438
-
show led command, 13–94
439
-
VMEbus arbitration, 10–21
440
-
VME interface (cont’d)
441
